

INFORMATION DISCLOSURE  
STATEMENT BY APPLICANT

SUPRE E JC10  
 ANT  
 DEC 22 2003  
 PATENT & TRADEMARK OFFICE

Application Number	10/676,889
Filing Date	September 30, 2003
First Named Inventor:	Shih-wei Liao et al.
Art Unit	Not Yet Assigned
Examiner Name	Not Yet Assigned
Attorney Docket Number	42P16806

Sheet	1	of
-------	---	----

[illegible]

Examiner Initials*	Cite No. <sup>1</sup>	Foreign Patent Document	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T <sup>o</sup>
		Country Code <sup>3</sup> Number <sup>4</sup> Kind Code <sup>5</sup> (if known)				

10/23/2007

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS.

**SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.**

Based on Form PTO/SB/08A (08-03) as modified by BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP on 09/10/03.

Substitut for Form 1449/PTO <h2 style="text-align: center;">INFORMATION DISCLOSURE STATEMENT BY APPLICANT</h2> <p style="text-align: center;">(Use as many sheets as necessary)</p>		<b>C mplete if Kn wn</b>	
		Application Number	10/676,889
		Filing Date	September 30, 2003
		First Named Inventor:	Shih-wei Liao et al.
		Art Unit	Not Yet Assigned
		Examiner Name	Not Yet Assigned
		Attorney Docket Number	42P16806
Sheet	2	of	3

2 DEC 2 2003  
 PATENT & TRADEMARK OFFICE

NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T <sup>2</sup>
/JM/		CAROLE DULONG, et al., "An Overview of the Intel® IA-64 Compiler," Intel Technology Journal Q4 1999, 15 pages, Intel Corporation	
		GLENN HINTON, et al., "The Microarchitecture of the Pentium® 4 Processor," Intel Technology Journal Q1 2001, 13 pages, Intel Corporation. Downloaded from <a href="http://developer.intel.com/">http://developer.intel.com/</a> .	
		AMIR ROTH and GURINDAR S. SOHI, "Speculative Data-Driven Multithreading," appears in the Proceedings of the 7 <sup>th</sup> International Conference on High Performance Computer Architecture (HPCA-7), Jan. 22-24, 2001, 12 pages.	
		JERRY HUCK, et al., "Introducing The IA-64 Architecture," IEEE MICRO, September-October 2000, pages 12-23, IEEE, Los Alamitos, CA, USA.	
		DEBORAH T. MARR, et al., "Hyper-Threading Technology Architecture and Microarchitecture," Intel Technology Journal Q1 2002, 12 pages, Intel Corporation. Downloaded from <a href="http://developer.intel.com/">http://developer.intel.com/</a> .	
		STEVE S. W. LIAO, et al., "Post-Pass Binary Adaptation for Software-Based Speculative Precomputation," PLDI'02, June 17-19, 2002, Berlin, Germany, pages 117-128.	
		JAMISON D. COLLINS, et al., "Speculative Precomputation: Long-range Prefetching of Delinquent Loads," IEEE 2001, pages 14-25.	
		DONGKEUN KIM and DONALD YEUNG, "Design and Evaluation of Compiler Algorithms for Pre-Execution," ASPLOS X, 10/02, San Jose, CA, USA, pages 159-170.	
		ROBERT S. CHAPPELL, et al., "Simultaneous Subordinate Microthreading (SSMT)," IEEE, 1999, pages 186-195.	
		HIRALAL AGRAWAL and JOSEPH R. HORGAN, "Dynamic Program Slicing," Proceedings of the ACM SIGPLAN'90 Conference on Programming Language Design and Implementation, White Plains, New York, June 20-22, 1990, pages 246-256.	
↓		KARTHIK SUNDARAMOORTHY, et al., "Slipstream Processors: Improving Both Performance and Fault Tolerance," A.C.M. (ASPLOS), Cambridge, MA, USA, Nov. 12-15, 2000, pages 257-268.	

Examiner Signature	/Jason Mitchell/	Date Considered	10/23/2007
--------------------	------------------	-----------------	------------

\*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup>Applicant's unique citation designation number (optional). <sup>2</sup>Applicant is to place a check mark here if English Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

Substitute for Form 1449/PTO		<b>Complete if Known</b>	
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> (Use as many sheets as necessary)		Application Number	10/676,889
		Filing Date	September 30, 2003
		First Named Inventor:	Shih-wei Liao et al.
		Art Unit	Not Yet Assigned
		Examiner Name	Not Yet Assigned
		Attorney Docket Number	42P16806
Sheet	3	42P16806	3
<b>NON PATENT LITERATURE DOCUMENTS</b>			
Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T <sup>2</sup>
/JM/		CRAIG ZILLES and GURINDAR SOHI, "Execution-based Prediction Using Speculative Slices," IEEE, 2001, pages 2-13.	
		JAMISON D. COLLINS, et al, "Dynamic Speculative Precomputation," IEEE 2001, pages 306-317.	
		ANDREAS MOSHOVOS, et al, "Slice-Processors: An Implementation of Operation-Based Prediction," ICS '01, Sorrento, Italy, ACM 2001, pages 321-334.	
		SHIH-WEI LAIO, et al, "SUIF Explorer: An Interactive and Interprocedural Parallelizer," PPOPP '99, 5/99, Atlanta, GA, USA. 1999 ACM, pages 37-48.	
		DEAN M. TULLSEN, et al., "Simultaneous Multithreading: Maximizing On-Chip Parallelism," ISCA '95, Santa Margherita, Ligure, Italy, 1995 ACM, pages 392-403.	
		CHI-KEUNG LUK, "Tolerating Memory Latency Through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors," IEEE 2001, page 40-51.	
		RAKESH GHIYA, et al., "On the Importance of Points-To Analysis and Other Memory Disambiguation Methods for C Programs," PLDI 2001 6/01, Snowbird, Utah, USA, 2001 ACM ISBN, pages 47-58.	
		MURALI ANNAVARAM, et al., "Data Prefetching by Dependence Graph Precomputation," IEEE 2001, pages 52-61.	
		HONG WANG, et al., "Speculative Precomputation: Exploring the Use of Multithreading for Latency," Intel Technology Journal Q1 2002. Vol. 6 Issue 1, 14 pages, Intel Corporation. Downloaded from <a href="http://developer.intel.com/">http://developer.intel.com/</a> .	
		XINMIN TIAN, et al., "Intel® OpenMP C++/Fortran Compiler for Hyper-Threading Technology: Implementation and Performance," Intel Technology Journal Q1 2002. Vol. 6 Issue 1, 11 pages, Intel Corporation. Downloaded from <a href="http://developer.intel.com/">http://developer.intel.com/</a> .	
↓			

Examiner Signature	/Jason Mitchell/	Date Considered	10/23/2007
--------------------	------------------	-----------------	------------


\*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup>Applicant's unique citation designation number (optional). <sup>2</sup>Applicant is to place a check mark here if English Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-788-9199) and select option 2.

<b>Substitute for Form 1449/PTO</b> <b>INFORMATION DISCLOSURE</b> <b>STATEMENT BY APPLICANT</b> <i>(use as many sheets as necessary)</i>				<b>Complete if Known</b>	
				Application Number	10/676,889
				Filing Date	Sept. 30, 2003
				First Named Inventor:	Shih-wei Liao
				Art Unit	Not yet assigned
				Examiner Name	Not yet assigned
Sheet	1	of	1	Attorney Docket Number	42P16806
<b>NON PATENT LITERATURE DOCUMENTS</b>					
Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published			T <sup>2</sup>
/JM/		HING WANG ET AL: "Speculative precomputation: exploring the use of multithreading for latency" INTEL TECHNOLOGY JOURNAL, vol. 6, no.1, February 14, 2002, XP002303432, pp 1-14.			
/JM/		CSABA ANDRAS MORITZ: "Tutorials PACT 2003", PACT 2003 (12 <sup>th</sup> ANNUAL INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES) CONFERENCE PROGRAM – TUTORIALS, September 16, 2003, XP002348822, URL: <a href="http://www.ecs.umass.edu/ece/andras/pact_2003_tutorials.htm">http://www.ecs.umass.edu/ece/andras/pact_2003_tutorials.htm</a>			
/JM/		YEUNG D: "Tutorial on Architecture and Compiler Support for Speculative Precomputation" TUTORIAL OUTLINE (PACT 2003), XP002348826, URL: <a href="http://maggini.eng.umd.edu/vortex/tutorial">http://maggini.eng.umd.edu/vortex/tutorial</a>			
/JM/		LIAO: "Speculative Precomputation on Intel Architectures" TUTORIAL ON ARCHITECTURE AND COMPILER SUPPORT FOR SPECLATIVE PRECOMPUTATION – 12 <sup>TH</sup> ANNUAL INTERNATIONAL COINFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES – NEW ORLEANS, LOUISIANA, SEPT. 27-OCT.1, 2003, XP002348823, URL: <a href="http://maggini.eng.umd.edu/vortex/tutorial/slides/industry.pdf">http://maggini.eng.umd.edu/vortex/tutorial/slides/industry.pdf</a>			
/JM/		DORAI: "Optimizing SMT Processors for High Single-Thread Performance", The Journal of Instruction-Level Parallelism, vol. 5, April 2003, XP002348824, URL: <a href="http://www.jilp.org/vol15/v5paper3.pdf">http://www.jilp.org/vol15/v5paper3.pdf</a>			
/JM/		LIAO: "Post-pass binary adaptation for software-based speculative precomputation", ACM SIGPLAN NOTICES, ACM, ASSOCIATION FOR COMPUTING MACHINERY, NEW YORK, NY, US vol. 37, no. 5, May 2002, pp. 117-128, XP002302652			
/JM/		XINMIN TIAN: "Intel @ Open MP C++/Fortran Compiler for Hyper-Threading Technology: Implementation and Performance" INTEL TECHNOLOGY JOURNAL INTEL CORP USA, vol. 6, no.1, February 14, 2002, pp. 36-46, XP002348825, ISSN: 1535-864X, URL: <a href="ftp://download.intel.com/technology/itj/2002/volume06issue01/art04_fortrancompiler/vol6iss1_art04.pdf">ftp://download.intel.com/technology/itj/2002/volume06issue01/art04_fortrancompiler/vol6iss1_art04.pdf</a>			



Examiner Signature	/Jason Mitchell/	Date Considered	10/23/2007
--------------------	------------------	-----------------	------------

\*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup>Applicant's unique citation designation number (optional). <sup>2</sup>Applicant is to place a check mark here if English Translation is attached. This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.